# **OKI** Semiconductor

# This version: Nov. 1997 Previous version: Mar. 1996

# MSM5259

### **40-DOT SEGMENT DRIVER**

## **GENERAL DESCRIPTION**

The MSM5259 is a dot matrix LCD segment driver which is fabricated using low power CMOS metal gate technology. This LSI consists of 40-bit shift register, 40-bit latch and 40-bit 4-level driver.

It converts serial data, which is received from an LCD controller LSI, to parallel data and outputs LCD driving waveforms to LCD.

Expansion of the display can be easily made according to the number and structure of characters. Since the 40-bit shift register of this device consists of two 20-bit shift registers, it is possible to allot bits efficiently according to the number of characters.

The MSM5259 can drive a variety of LCD panels because the bias voltage, which determines the LCD driving voltage, can be optionally supplied from the external source. For static operation only, the device is available with a power supply voltage of 2.5V or more.

## **FEATURES**

• Supply voltage : 3.5 to 6.0V (Dynamic display)

: 2.5 to 6.0V (Static display)


• LCD driving voltage : 2.5 to 6.0V (Static display)

• Applicable LCD duty: 1/8 to 1/16


- Interface with MSM6222-xx (Dot matrix LCD controller with 16-dot common driver and 40dot segment driver)
- Bias voltage can be supplied externally.
- Package options:

56-pin plastic QFP (QFP56-P-910-0.65-K) (Product name : MSM5259GS-K) 56-pin plastic QFP (QFP56-P-910-0.65-L2) (Product name : MSM5259GS-L2) 56-pin plastic QFP (QFP56-P-910-0.65-2K) (Product name : MSM5259GS-2K) 56-pin plastic QFP (QFP56-P-910-0.65-2L2) (Product name : MSM5259GS-2L2)

# **BLOCK DIAGRAM**




# PIN CONFIGURATION



NC: No connection

# 56-Pin Plastic QFP (Type K)



NC: No connection

# 56-Pin Plastic QFP (Type L)

\* Do not connect pin 21 to the other signal pins, because the pin is internally connected to V<sub>DD</sub>. Do not use pin 21 as a single V<sub>DD</sub> signal line. It is permissible to use pin 21 for supplying a higher power of V<sub>DD</sub>.

Note: The figure for Type L shows the configuration viewed from the reverse side of the package. Pay attention to the difference in pin arrangement.

# **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Condition	Rating	Unit
Supply Voltage (1)	V <sub>DD</sub>		-0.3 to +6.5	V
Supply Voltage (2)	V <sub>DD</sub> – V <sub>5</sub> * 1	Ta = 25°C	0 to +6.5	V
Input Voltage	VI		-0.3 to V <sub>DD</sub> +0.3	V
Storage Temperature	T <sub>STG</sub>	_	−55 to +150	°C

# RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Rnage	Unit
Cupply Voltage (1)	V	Dynamic	3.5 to 6.0	W
Supply Voltage (1)	V <sub>DD</sub>	Static	2.5 to 6.0	V
Supply Voltage (2)	V <sub>DD</sub> – V <sub>5</sub> *1	_	2.5 to 6.0 *2	V
Operating Temperature	T <sub>op</sub>	_	−30 to +85	°C

<sup>\*1</sup>  $V_{DD} > V_2 > V_3 > V_5 > V_{SS}$  (Dynamic display)

 $V_{DD} = V_3 > V_2 = V_5 = V_{SS}$  (Static display)

For  $V_{DD}$  of less than 3.5V, the device is available only for static operation.

\*2  $V_{DD}$  is the reference potential for the LCD driving voltage.

To determine the LCD driving voltage, change the value of V<sub>5</sub>. (0V Minimum)

# **ELECTRICAL CHARACTERISTICS**

# **DC Characteristics (1)**

 $(V_{DD} = 5V \pm 10\%, Ta = -30 \text{ to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
"H" Input Voltage	V <sub>IH</sub> *1	_	0.8V <sub>DD</sub>	_	$V_{DD}$	V
"L" Input Voltage	V <sub>IL</sub> *1	_	0	_	0.2V <sub>DD</sub>	V
"H" Input Current	I <sub>IH</sub> *1	$V_{IH} = V_{DD}$	_	_	1	μΑ
"L" Input Current	I <sub>IL</sub> *1	V <sub>IL</sub> = 0V	_	_	-1	μΑ
"H" Output Voltage	V <sub>OH</sub> *2	$I_0 = -40 \mu A$	4.2	_	_	V
"L" Output Voltage	V <sub>OL</sub> *2	$I_0 = 0.4 \text{mA}$	_	_	0.4	V
ON D	Ron *3	V <sub>DD</sub> -V <sub>5</sub> = 5V			_	l.o
ON Resistance	R <sub>ON</sub> *3	$ V_N - V_0  = 0.25V$ *4	_	_	5	kΩ
Supply Current	I <sub>DD</sub>	f <sub>CP</sub> = 0Hz, No load	_	_	0.5	mA

<sup>\*1</sup> Applicable to DF, LOAD, DI<sub>1</sub> and DI<sub>21</sub>.

\*4 Dynamic display : 
$$V_N = V_{DD}$$
 to  $V_5$ ,  $V_2 = \frac{2}{3} (V_{DD} - V_5)$ ,  $V_3 = \frac{1}{3} (V_{DD} - V_5)$ 

Static display : 
$$V_N$$
 =  $V_{DD}$  to  $V_5$ ,  $V_3$  =  $V_{DD}$ ,  $V_2$  =  $V_5$  =  $V_{SS}$ 

# DC Characteristics (2)

(Only for static operation)

 $(V_{DD} = 3V \pm 0.5V, Ta = -30 \text{ to } +85^{\circ}C)$ 

	, , ,					
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
"H" Input Voltage	V <sub>IH</sub> *1	_	$0.8V_{DD}$	_	V <sub>DD</sub>	V
"L" Input Voltage	V <sub>IL</sub> *1	_	0	_	0.2V <sub>DD</sub>	V
"H" Input Current	I <sub>IH</sub> *1	$V_{IH} = V_{DD}$	_	_	1	μΑ
"L" Input Current	I <sub>IL</sub> *1	V <sub>IL</sub> = 0V	_	_	-1	μΑ
"H" Output Voltage	V <sub>OH</sub> *5	$I_0 = -40 \mu A$	2.2	_	_	V
"L" Output Voltage	V <sub>OL</sub> *5	$I_0 = 0.2 \text{mA}$	_	_	0.4	V
ON Resistance	R <sub>ON</sub> *6	$V_3 = V_{DD} = 3V$ , $V_2 = V_5 = V_{SS} = 0V$ , $ V_N - V_0  = 0.25V$	_	_	10	kΩ
Supply Current	I <sub>DD</sub>	f <sub>CP</sub> = 0Hz, No load	_	_	0.5	mA

<sup>\*5</sup> Applied to  $DO_{20}$  and  $DO_{40}$ .

<sup>\*2</sup> Applicable to  $DO_{20}$  and  $DO_{40}$ .

<sup>\*3</sup> Applicable to  $O_1$  to  $O_{40}$ .

<sup>\*6</sup> Applied to  $O_1$  to  $O_{40}$ .

# **Switching Characteristics (1)**

 $(V_{DD} = 5V \pm 10\%, Ta = -30 \text{ to } +85^{\circ}\text{C}, C_{L} = 15 \text{pF})$ 


Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
"H", "L" Propagation Delay Time	t <sub>PLH</sub> , t <sub>PHL</sub>		_	_	250	ns
Clock Frequency	f <sub>CP</sub>	Duty = 50%	_	_	3.3	MHz
Clock Pulse Width	tw (CP)	_	125	_	_	ns
Load Pulse Width	t <sub>W (L)</sub>	_	125	_	_	ns
Data Set-up Time DI $\rightarrow$ CP	t <sub>SETUP</sub>	_	50	_	_	ns
Data Hold Time DI $\rightarrow$ CP	t <sub>HOLD</sub>	_	50	_	_	ns
$CP \to LOAD$ Set-up Time	t <sub>CL</sub>	_	250	_	_	ns
$LOAD \to CP$ Hold Time	t <sub>LC</sub>	_	0	_	_	ns
CP Rise/Fall Time	$t_{r(CP)}, t_{f(CP)}$	_	_	_	50	ns
LOAD Rise/Fall Time	$t_{r(L)}, t_{f(L)}$	<u> </u>		_	1	μs

# **Switching Characteristics (2)**

(Only for static operation)


 $(V_{DD} = 3V \pm 0.5V, Ta = -30 \text{ to } +85^{\circ}C, C_{L} = 15pF)$ 

(- ) ,		( )		,	,	, <u> </u>		
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit		
"H", "L" Propagation Delay Time	t <sub>PLH</sub> , t <sub>PHL</sub>	_	_	-	800	ns		
Clock Frequency	f <sub>CP</sub>	Duty = 50%	_	_	1.0	MHz		
Clock Pulse Width	t <sub>W (CP)</sub>	<del>_</del>	300	_	_	ns		
Load Pulse Width	t <sub>W (L)</sub>	_	300	_	_	ns		
$DI \rightarrow CP$ Set-up Time	t <sub>SETUP</sub>	_	200	_	_	ns		
$DI \rightarrow CP$ Hold Time	t <sub>HOLD</sub>	_	200	_	_	ns		
$CP \to LOAD$ Set-up Time	t <sub>CL</sub>	<del>_</del>	800	_	_	ns		
$LOAD \rightarrow CP \text{ Hold Time}$	t <sub>LC</sub>	<del>_</del>	0	_	_	ns		
CP Rise/Fall Time	t <sub>r(CP)</sub>	<u> </u>	_	_	1	μs		
LOAD Rise/Fall Time	$t_{r(L)}, t_{f(L)}$	_	_	_	1	μS		




# **TIMING DIAGRAM**

# 1/5 bias, 1/16 duty



# **Static Display**



# **FUNCTIONAL DESCRIPTION**

# **Pin Functional Description**

### DI<sub>1</sub>

The data (1st to 20th bit) from the LCD controller LSI is input to 20-bit shift register from  $DI_1$ . (Positive logic)

# DI<sub>21</sub>

Data input to the shift register (21st to 41st bit).

Connecting DO<sub>20</sub> and DI<sub>21</sub> allows configuration of a 40-bit register.

If  $DI_{21}$  is not used, connect this pin to  $V_{SS}$ .

### CP

Clock pulse input pin for the two 20-bit shift registers. The data is input to the 20-bit shift register at the falling edge of the clock pulse. A data set up time ( $t_{SETUP}$ ) and data hold time ( $t_{HOLD}$ ) are required between the DI1 and DI21 signals and a clock pulse.

# DO<sub>20</sub>

20th bit of the shift register contents is output from  $DO_{20}$ . The data which was input from  $DI_1$  is output from this pin with a delay of the number of bits of the shift register (20), synchronized with the clock pulse. By connecting  $DO_{20}$  to  $DI_{21}$ , two 20-bit shift registers can be used as a 40-bit shift register.

## DO<sub>40</sub>

40th bit of the shift register contents is output from  $DO_{40}$ . The data which was input from  $DI_{21}$  is output from this pin with a delay of the number of bits of the shift register (20), synchronized with the clock pulse. By connecting  $DO_{40}$  to the next MSM5259's  $DI_1$ , this LSI is applicable to a wide screen LCD.

Refer to the application circuit.

### DF

Alternate signal input pin for LCD driving.

# LOAD

Signal for latching the shift register contents is input from this pin. When the LOAD pin is set at "H" level, the shift register contents are transferred to the 40-bit 4-level driver. When LOAD pin is set at "L" level, the last display output data  $(O_1 - O_{40})$ , which was transferred when LOAD pin was at "H" level, is held.

# V<sub>DD</sub>, V<sub>SS</sub>

Supply voltage pins.

 $V_{DD}$  is generally set to 4.0 to 6.0V.  $V_{SS}$  is a ground pin ( $V_{SS} = 0V$ )

# V<sub>2</sub>, V<sub>3</sub>, V<sub>5</sub>

Bias supply voltage pins to drive the LCD. Bias voltage divided by the register is usually used as supply voltage source.

Refer to the application circuit.

For static operation, connect  $V_3$  to  $V_{DD}$  and also connect  $V_2$ ,  $V_5$ , to  $V_{SS}$ .


# O<sub>1</sub> to O<sub>40</sub>

Display data output pin which corresponds to each data bit in the latch. One of  $V_{DD}$ ,  $V_2$ ,  $V_3$  and  $V_5$  is selected as a display driving voltage source according to the combination of latched data level and DF signal. (Refer to the truth table below.)

# **Truth Table**


Latched data	DF	Driver output level
"H"	Н	V <sub>5</sub>
(Select)	L	V <sub>DD</sub>
"L"	Н	V <sub>3</sub>
(Non-select)	L	V <sub>2</sub>

# LCD Driving Waveform (1/5 bias, 1/16 duty)




# APPLICATION CIRCUITS

(Connected to MSM6222B-01 LCD Controller)




The MSM5259 is applicable to a static LCD by setting  $V_2$  and  $V_5$  at ground level, connecting  $V_3$  to  $V_{DD}$  and inputting COMMON SIGNAL to DF pin.

This sample application circuit below is the case when the MSM5259 is applied to an 80-bit LCD panel by connecting two MSM5259s in series.



# **PACKAGE DIMENSIONS**

(Unit: mm)




Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).


(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).


(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).